| Files: | Description | File size | Format | Browse |
| Fulltext | 0.18 MB | PDF (requires Acrobat Reader) | Previous | Next |
| | |
| Authors: | Win Chaivipas: Royal Institute of Technology, Sweden |
| | Magnus Danestig: Acreo AB, Sweden |
| | Mohammed Ismail: Royal Institute of Technology, Sweden \ Spirea AB, Sweden |
| | Henrik Johansson: Acreo AB, Sweden |
| | Laurent Billonnet: IRCOM, UMR, France |
| Publication title: | On-chip tuning of RF active filters |
| Conference: | GigaHertz 2003. Proceedings from the Seventh Symposium |
| Publication type: | Poster |
| Issue: | 008 |
| Article No.: | 029 |
| Abstract: | A thorough study of a master-slave tuning of an active RF filter is presented. The control technique is based on the Voltage-Controlled Filter based Phase Locked-Loop (VCF-PLL) approach. A phase domain simulation model was developed to model the RF filter and it’s control circuitry, to enable fast, and relatively accurate simulation of the phase locked loop. A linear model of the complete VCF-PLL was developed for the purpose of manual analysis, and to get a better understanding of the relationship between the VCF-PLL loop-gain and loop settling accuracy. With the aid of the phase domain simulation model a silicon implementation of the VCF-PLL in 0.18 um CMOS was made. Finally, the paper ends with the conclusion and analysis of the PLL tuning error. |
| Language: | English |
| Year: | 2003 |
| No. of pages: | 4 |
| Series: | Linköping Electronic Conference Proceedings |
| ISSN (print): | 1650-3686 |
| ISSN (online): | 1650-3740 |
| File: | http://www.ep.liu.se/ecp/008/posters/003/ecp00803p.pdf |
| Available: | 2003-11-06 |
| Publisher: | Linköping University Electronic Press, Linköpings universitet |
|
| REFERENCE TO THIS PAGE |